Abstract-A lanthanum (La)-doped HfN is investigated as an n-type metal gate electrode on SiO
I. INTRODUCTION
A S THE devices are aggressively scaled down for sub-45-nm CMOSFET technology nodes, the polysilicon (poly-Si) gate depletion and boron penetration problems associated with conventional doped poly-Si gates need to be addressed. The metal gate is an attractive replacement for the poly-Si gate because it eliminates both gate depletion and boron penetration problems, and provides a lower gate sheet resistance [1] . It has been reported that metal gates with work functions close to the Si conduction and valence band edges are desired for the optimal design of bulk Si n-and p-MOSFETs, respectively [2] . Refractory metal nitrides (MN x ) such as TaN, TiN, HfN, and WN have been widely studied for gate electrode application [3] , [4] . They are suitable to replace the polySi gate because of their thermal stability, excellent scalability, and compatibility with high-k dielectrics. Unfortunately, the work functions of most MN x materials are close to the mid-gap position of Si after high-temperature annealing [5] . Possible reasons for this include Fermi level pinning [6] , [7] , the reaction between metal and dielectric, or the presence of oxygen vacancies at the metal gate/dielectric interface [8] , [9] . In this paper, we report the work function tunability of MN x (TaN and HfN) by incorporating lanthanum (La) and aluminum (Al). The compatibility of this work function tuning method with conventional high-temperature source/drain annealing is also investigated. Based on our results, we further propose several dual metal gate integration processes by incorporating lanthanide and aluminum into the gate stack with a refractory metal nitride gate electrode.
II. EXPERIMENTAL DETAILS
(100) n-and p-doped (6 × 10 15 cm −3 ) Si substrates were used in the MOS fabrication process. After active area definition and standard RCA clean, a thermal SiO 2 with four thicknesses (35 Å, 55 Å, 75 Å, and 95 Å) or a sputtered HfO 2 (50 Å) was deposited, wherein the thicknesses were evaluated by an ellipsometer. Subsequently, either (Hf x La 1−x )N y or (Ta x Al 1−x )N y gate, followed by an in situ TaN capping layer, was deposited to complete the gate stack power ratio between the HfLa target and the Hf target. It is noteworthy that a HfLa target (Hf : La = 1 : 1, atomic concentration) instead of a La target was used for (Hf x La 1−x )N y deposition to reduce the moisture absorption of pure La [10] . For the (Ta x Al 1−x )N y gate, the concentration of Al was controlled by varying the power ratio between the Ta target and the Al target. Post metallization annealing (PMA) splits were conducted by rapid thermal annealing at 900
• C to 1000
• C in N 2 ambient to study the thermal stability of the metal gates. The detailed process flow for this work is shown in Table I . The atomic concentrations of the ternary nitride gates were determined by X-ray photoelectron spectroscopy. Quantummechanical effects were taken into account when simulating the measured capacitance-voltage (C-V ) curves for flatband voltage (V FB ) and effective oxide thickness (EOT) extraction. There is an obvious difference in the N concentration at the TaN layer and the (Hf 0.70 La 0.30 )N y layer, which implies that N bonding with the HfLa alloy could be easier than that with the Ta metal. It is seen that an additional 900
III. EXPERIMENTAL RESULTS AND DISCUSSION

A. Lathanide
• C anneal to the initial forming gas anneal (FGA) does not cause a significant change to the depth profile of the gate stack, highlighting the thermal stability of the gate stack at high annealing temperatures.
The modulation of V FB with varying La concentration in (Hf x La 1−x )N y /SiO 2 /p-Si capacitors is shown in Fig. 2 . The V FB shifts toward the negative direction with the increase in La composition for (Hf x La 1−x )N y gate electrodes. In addition, the excellent fit of the simulated C-V curve to the measured C-V curves confirms that the SiO 2 /Si substrate interface quality was not degraded with La incorporation. Fig. 3 shows the relationship between V FB and EOT, which was obtained from the C-V curves of (Hf x La 1−x )N y / SiO 2 /p-Si capacitors by varying the SiO 2 thicknesses. Based on the following equation:
where Φ M and Φ Si are the work functions of the metal gate and the Si substrate, respectively, Q OX is the equivalent oxide charge per unit area, and C OX is the oxide capacitance, the Φ M 's of (Hf x La 1−x )N y with different La compositions were extracted and shown in Fig. 3 . It can be seen that with the increase in La composition for the (Hf x La 1−x )N y gate, the Φ M decreases continuously down to a value of 3.91 eV for the (Hf 0.61 La 0.39 )N y gate. From the V FB versus EOT plot in Fig. 3 , we found that the magnitude of Q OX does not significantly change for (Hf x La 1−x )N y metal gates with different La compositions. However, the polarity of Q OX changes from positive to negative with increasing La composition. The extracted EOTs for all the gate stacks were also found to be thinner than the original SiO 2 thicknesses. Fig. 4 shows the cross-sectional transmission electron microscopy (TEM) for a (Hf 0.70 La 0.30 )N y /SiO 2 /Si gate stack after 900
• C 30-s PMA. It is seen that the formation of an interfacial layer occurred between the metal gate and the underlying SiO 2 after high-temperature anneal. In addition, the SiO 2 physical thickness (∼23.5 Å) after annealing was found to be thinner than the deposited SiO 2 thickness. The depth profile by energy-dispersive X-ray spectroscopy (EDX) for the same gate stack [ Fig. 5(a) ] shows the intermixing of La and Hf with the original SiO 2 layer. In contrast, Fig. 5(b) shows the HfN/SiO 2 gate stack, whereby no obvious Hf diffusion into the SiO 2 layer was detected. Therefore, the interfacial layer formed was probably a metal silicate with a higher k value. This explains the reduction of EOT as extracted by C-V curves. In addition, the intermixing of La (or Hf) with SiO 2 may also be the root reason for the change of Q OX polarity (as shown in Fig. 3 ) due to the introduction of negative charges in the dielectric layer. These phenomena were also observed when other lanthanide elements were incorporated into another refractory metal nitride, i.e., TaN [12] . Fig. 6 shows that La incorporation in (Hf x La 1−x )N y improves the leakage current by approximately two to three orders when compared with a conventional poly-Si/SiON stack. This was attributed to the increase in dielectric physical thickness due to the high-k layer formation (metal silicate) between the gate electrode and the SiO 2 layer. Fig. 7 summarizes the work function values of (Hf x La 1−x )N y metal gates with varying La composition under different annealing conditions. It can clearly be seen that the work function of the HfN metal gate is continuously modulated from 4.6 to 3.9 eV by changing the La composition in the (Hf x La 1−x )N y metal gate. This is stable after 900
• C anneal, and the excellent thermal stability could be related to the enhanced N content in the (Hf x La 1−x )N y films. Fig. 8 compares the work function data from this paper and our previous work [13] for LA-doped refractory metal nitrides on a SiO 2 gate dielectric after a 1000
• C anneal. It can be seen that a wide work function tunability can be obtained by the incorporation of La into refractory metal nitride gates.
In addition to the investigation of work function tunability for (M x LA 1−x )N y /SiO 2 gate stacks, the work function modulation for a (M x LA 1−x )N y /Hf-based high-k dielectric by lanthanide incorporation into TaN is also shown in Fig. 9 . About 0.31 V V FB shift can be seen with the 10% Tb incorporation into TaN when using HfAlO as the gate dielectric, which is possibly due to the low bulk work function of Tb (∼3.1 eV). A similar work function tunability was also reported for (M x LA 1−x )N y /HfSiON gate stacks [12] , which indicates the good compatibility of La-incorporated metal nitrides with high-k dielectrics. 
B. Aluminum Doped MN
x , (M x Al 1−x )N y ,
for p-MOS
As previously reported, the doping of aluminum into MN x could tune the work function to a p-type band edge on SiO 2 dielectric [14] , [15] , and the key experimental results are summarized in Fig. 10 . It is observed that with the increase of Al% in (M x Al 1−x )N y , the work function is modulated toward the Si valence band edge and with good thermal stability up to 1000
• C. The compatibility of (M x Al 1−x )N y work function tunability on a HfO 2 high-k dielectric is further investigated. Fig. 11 shows the typical C-V curves of (Ta x Al 1−x )N y /HfO 2 capacitors fitted with the simulated C-V curve. A positive V FB shift of ∼250 mV was seen after 24% Al incorporation, which reflects the approximate effective work function change of the metal gate.
C. Possible Dual Metal Gate Integration Processes for CMOS
The integration of metal gates with two different Si band edge work functions on high-k dielectrics has been a challenging task. wet etching TaSiN using a TEOS hard mask was also demonstrated [17] . However, in both schemes, the exposure of the high-k films to a series of wet chemical processes might degrade the integrity of the dielectric. Therefore, recent schemes demonstrate dual high-k and dual metal gate CMOSFETs to avoid the damage of a high-k layer during processes [18] . Here, we propose several alternative integration processes for dual metal gate CMOS technology by incorporating lanthanide and aluminum into the gate stack with MN x gate electrode. First, since the feasibility of implanting Al and other lanthanide ions has been recently demonstrated for Ni-based FUSI gate electrodes, respectively [19] , [20] , this would also bring the possibility to implement lanthanide and aluminum incorporation by ion implantation into a single MN x gate electrode directly or thin MN x layer involved in the metal-inserted poly-Si stack. In addition, the ion implantation process could be simplified by depositing the (M x La 1−x )N y [or (M x Al 1−x )N y ] electrode on a whole wafer, followed by selectively implanting Al (or La) ions into the p-(or n-) MOS region. Also, the incorporation process can be implemented by previously reported technologies, such as single dielectric and dual metal gate [17] or dual dielectric and dual metal gate [18] .
IV. CONCLUSION
In this paper, we have reported the work function tunability by incorporating lanthanum and aluminum into MN x on both SiO 2 -and HfO 2 -based dielectrics with good thermal stability. Based on our results and previous data, we propose several integration processes for dual metal gate CMOS technology.
